• students/interns
  • contractors
  • consultants
  • temporary
  • graduate
  • experienced professionals
  • Category 1
  • Category 2
  • Category 3
  • Category 4
  • Category 5
  • Category 6
  • Country 1
  • Country 2
  • Country 3
  • Country 4
  • Country 5

    2020 Analog circuits and CAD technics for embedded memories internship - 5-6 months”

    • 17446
    • Design Engineering
    • Interns/Students
    • Physical Design
    • Physical Design - Engineering
    • France
    • Sophia Antipolis


    We are an Equal Opportunity Employer and do not discriminate against any employee or applicant for employment because of race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, and basis of disability or any other federal, state or local protected class.

    Job Description

    Arm Physical Design Group (PDG) delivers the most comprehensive and advanced physical IP solutions including Standard Cells, Embedded Memory Compilers, Interface IP and Processor Optimization Pack (POPs). Our Physical IP deliver optimized performance, power and area results and are key to further push performance of latest Arm processor cores and pioneer the implementation of power efficient products for the future.

    These 4 internships are a rare opportunity to be part of talented and highly motivated team and to influence the development of leading-edge memories that will be used extensively in a wide variety of devices.

     [2020-MEM-1] - Optimization techniques accelerating electrical simulations for high capacity memory

    Emerging memories are challenging in many aspects. Getting to sustainable simulation runtimes is

    one of these challenges we need to overcome. Memory capacities are increasing, architecture complexity increases and involves mixed-signals circuits. All these novelties are leading to explore new ways of simulation setup. The internship will be structured around several phases: Bibliographic study required for exploring the entire field of simulation techniques, then understand memory architecture. The intern will have to tackle transistor level simulation, develop and apply in-house netlist reducer, and explore block level optimizations for simulation partitioning. This project requires to deploy a variety of techniques and tools to enable disruptive ideas to ultimately improve run-time simulation for high capacity memories. 

    [2020-MEM-2] - Charge pump and regulator design suitable for Nonvolatile Memories

    Power consumption is today a key figure of merit for low power applications like medical IoT, environmental sensors and mobile devices. The voltage scaling is a widely used technic to provide

    functionality of memories in extreme conditions. The aim of this internship will be to focus on the

    charge pump architecture designs suitable for emerging nonvolatile memories (NVM). The intern will first analyse the state of the art of the charge pump and regulator designs. Following milestone will be to identify an optimized solution in term of performance, power and area based on the NVM requirements. You will need to consider the memory compiler constraints in order to tune and fully validate your design strategy. Working on advanced technology node (28nm,22nm,7nm) to make all experiments through the memory group, you will be able to improve your design and simulation skills as an Analog Design Intern.                 

    [2020-MEM-3] Micropower Analog Bias Tailored for Emerging Memory Applications

    Analog bias circuits are widely used to generate stable and accurate voltage/current references for a variety of systems: Memories, PLLs, ADC/DAC…

    Power consumption is a key figure of merit for low power applications like medical, IoT, environmental sensors and mobile devices. The aim of this internship is to develop innovative micropower analog bias architecture suitable for emerging nonvolatile memories (NVM).

    This internship will be organized around several phases: The first phase will be related to the state-of-the-art study, required for exploring analog bias architectures and identify the performance bottlenecks. Then, propose an architecture optimized in terms of performance, power, area and testability. And finally, validate the proposed architecture through electrical simulations using advanced technology nodes (FinFET/FD-SOI: 28nm and below).

    As an Analog Design Intern for memory team, you will be able to gain experience in the design, simulation and analysis of micropower analog bias tailored for memory applications. 

    [2020-MEM-4] PVT-compensated delays for NVM self-timing circuit

    The self-time circuit is a key element of a memory architecture, it cadences read and write memory operations and is used to control power consumption. The aim of this internship is to design a Process, Voltage, Temperature compensated self-time circuitry suitable for emerging non-volatile memories (NVM). The internship will be organized around several phases: The first phase will be related to the state-of-the-art study, required for exploring non-volatile memories and different solutions used for self-time circuits, then propose a robust Process, Voltage, Temperature compensated self-timing solution to overcome timing variability issue.

    As Analog Design Intern inside the memory team, you will be able to improve your analog design skills, and you will be gaining an experience in non-volatile memories.

    Job Requirements

    What skills, experience and qualifications do I need?

    We are looking for students in their last year of Masters (BAC+5 or equivalent), in Electrical Engineering or equivalent relevant field, and available for 5 to 6 months.

    Passionate by electronic design and semiconductor memory technologies.

    Ability to communicate in English in writing (mails, documentation) and during meetings.

     Other desirable skills include:

    Knowledge of Cadence Virtuoso

    Familiar with Spice language or equivalent

    Interest in software programming or scripting


    ARM Benefits


    Your particular benefits package will depend on position and type of employment and may be subject to change. Your package will be confirmed on offer of employment. Arm’s benefits program provides permanent employees with the opportunity to stay innovative and healthy, ensure the wellness of their families, and create a positive working environment.

    • Annual Bonus Plan
    • Discretionary Cash Award
    • Supplementary pension
    • Private Medical Insurance (employee & family)
    • Life Insurance
    • Holiday, 25 days annual leave
    • Sabbatical, 20 paid business days every four-years of service
    • Volunteering, One (1) paid working day each year (TeamARM)
    • Others, free car parking, luncheon vouchers & Public Transport Pass reduction, team and social events

    About Arm

    Arm® technology is at the heart of a computing and connectivity revolution that is transforming the way people live and businesses operate. From the unmissable to the invisible; our advanced, energy-efficient processor designs are enabling the intelligence in 86 billion silicon chips and securely powering products from the sensor to the smartphone to the supercomputer. With more than 1,000 technology partners including the world’s most famous business and consumer brands, we are driving Arm innovation into all areas compute is happening inside the chip, the network and the cloud.

    With offices around the world, Arm is a diverse community of dedicated, innovative and highly talented professionals. By enabling an inclusive, meritocratic and open workplace where all our people can grow and succeed, we encourage our people to share their unique contributions to Arm's success in the global marketplace.

    About the office

    The staff at the Arm Sophia Antipolis design center is mostly focused on CPU design. Sophia Antipolis is a technology park that’s surrounded by a large national park, with wild boar that live within the city and can be seen strolling through the tech park. It’s conveniently located a quick 30 minute drive southwest of Nice, 45 minutes to Monaco, and only 20 minutes to Cannes.

    Sophia Antipolis, France
    Arm France SAS
    25 Allée Pierre Ziller
    Le Paros
    BP 70124
    F-06903 Sophia Antipolis Cedex

    See on Google maps