Could not retrieve content from: http://www.arm.com/includes/peopleclick_header.html
Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our�Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.

Sign In to access application status,
saved documents and Job Search Agents
Job Details
ASIC Physical Design Engineer
Job ID #: 1527
Country: USA Location: San Jose (CA)
Job Category: Design Engineering Employment Type: Experienced Professionals
Division: Physical IP Division Department: Physical IP - Silicon Technology
Hours of work (per week): 40



Introduction
Forming part of the ARM Physical IP Division, the Standard Cell Group leads the development of ARM Physical IP for cutting edge process technologies. The standard cell synthesis, place and route team supports and tests a range of rich standard cell libraries for process nodes 65nm, 45nm, 32nm, 28nm and below using the latest EDA tool methodologies. The team is also responsible for implementing test chips to achieve silicon proven IP for standard cell, memory and IO products.

Job Purpose
As a member of the standard cell synthesis, place and route team, the Staff Design Engineer’s position is to perform place and route for various purposes outlined below. The position involves all aspects of the RTL to GDS2 flow plus signoff STA, SI, rail analysis, equivalence checking and more.

Key Accountabilities/Responsibilities
• Perform physical implementation using synthesis, place and route on a large range of designs such as ARM core processors, ARM graphics processors, IP test blocks and SOC designs utilizing ARM IP with industry standard EDA flows.
• Report and analyze the implementation results for timing, power, area, routability, SI and more.
• Signoff blocks for tape out using STA, SI, IR drop, EM, DRC, LVS and more.



Education & Qualifications
University degree in Electronic/Electrical Engineering, Computer Science, or equivalent

Essential Skills & Experience
• Experience of at least one synthesis, place and route flow to manufactured silicon. Synopsys Design Compiler/IC Compiler, Cadence RTL Compiler/Encounter or Magma Blast/Talus.
• Expertise in static timing analysis (STA) and timing/SI closure techniques.
• Good understanding of rails and signal integrity issues and analysis techniques.
• Knowledge of DRC and LVS with either Synopsys Hercules or Mentor Calibre.
• Strong scripting skills, preferably TCL.


Desirable Skills & Experience
• Experience in other programming languages, e.g. C/C++, Java, Perl.

ARM is an Equal Opportunity Employer.
Package

  • ARM will offer the following benefits for this position:
    • Salary - Commensurate with experience
    • Equity
    • Medical Insurance
    • Dental Insurance
    • Vision Insurance
    • Life Insurance
    • Contributory 401(k)
    • Stock Purchase Plan
    • Four weeks paid vacation

Move Up   Back to top
Could not retrieve content from: http://www.arm.com/includes/peopleclick_leftnav.html



Could not retrieve content from: http://www.arm.com/includes/peopleclick_footer.html