Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our�Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.

Sign In to access application status,
saved documents and Job Search Agents
Job Details
Senior Design Engineer
Job ID #: 3526
Country: USA Location: San Jose (CA)
Job Category: Design Engineering Employment Type: Experienced Professionals
Division: Physical Design Department:
Hours of work (per week): 40



Introduction
Forming part of the ARM Physical IP Division, the Standard Cell Group leads the development of ARM Physical IP for cutting edge process technologies. The standard cell synthesis, place and route team supports and tests a range of rich standard cell libraries for process nodes 65nm, 45nm, 32nm, 28nm, 20nm, 14nm and below using the latest EDA tool methodologies.

Job Purpose
As a member of the standard cell synthesis, place and route team, the Senior Design Engineer’s position is to develop P&R technology files for the latest process technologies. The position involves working very closely with EDA vendors and ARM’s standard cell architects to optimize P&R solutions for the next generation of EDA flows.

Key Accountabilities/Responsibilities

  • Design, implement, debug, optimize and test routing technology files.
  •  Perform physical implementation using synthesis, place and route on a large range of designs such as ARM core processors, ARM graphics processors, IP test blocks and SOC designs utilizing Artisan Physical IP.
  • Report and analyze the implementation results for timing, power, area, routability, SI and more.
  •  Work with the standard cell team to determine optimizations of the standard cell libraries to improve implementation results.



Education & Qualifications
University degree in Electronic/Electrical Engineering, Computer Science, or equivalent.

Essential Skills & Experience

  •  Experience with at least one synthesis, place and route flow. Synopsys Design Compiler/IC Compiler, Cadence EDI or Magma Talus.
  •  Strong and detailed understanding of P&R methodology, especially routing algorithms and DRCs.
  •  Strong scripting skills, preferably TCL.



Desirable Skills & Experience
  • Experience in other programming languages, e.g. C/C++, Java, Perl.
  •  LEF and Milkyway tech file syntax knowledge.


Interpersonal Skills
  • Co-operate & communicate well with library development team and EDA vendors.
  •  Be motivated to continuously develop skills and accept a variety of responsibilities as part of contributing to the design center’s success.
  •  Demonstrate a positive attitude and respect for all members of the team.



ARM is an Equal Opportunity Employer.
Package
ARM will offer the following benefits for this position:
  • Salary - Commensurate with experience
  • Equity
  • Medical Insurance
  • Dental Insurance
  • Vision Insurance
  • Life Insurance
  • Contributory 401(k)
  • Stock Purchase Plan
  • Four weeks paid vacation

We are an Equal Opportunity Employer and do not discriminate against applicants due to race, ethnicity, gender, veteran status, or on the basis of disability or any other federal, state or local protected class.

Move Up   Back to top